Researchers take nanowire transistors vertical, double up on density

http://www.blogcdn.com/www.engadget.com/media/2012/06/nanowire-transistor-06-21-12-01-1340268636.jpg
3D silicon is all the rage, and now nanowire transistors have further potential to keep Moore’s Law on life support. Researchers at A*STAR have found a way to double the the number of transistors on a chip by placing the atomic-scale wires vertically, rather than in the run-of-the-mill planar mode, creating two “wrap-around gates” that put a pair of transistors on a single nanowire. In the future, tech could be merged with tunnel field effect transistors – which use dissimilar semiconductor materials – to create a markedly denser design. That combo would also burn a miniscule percentage of the power required conventionally, according to the scientists, making it useful for low-powered processors, logic boards and non-volatile memory, for starters. So, a certain Intel founder might keep being right after all, at least for a few years more.
Researchers take nanowire transistors vertical, double up on density originally appeared on Engadget on Thu, 21 Jun 2012 08:49:00 EDT. Please see our terms for use of feeds.
Permalink |

http://www.blogsmithmedia.com/www.engadget.com/media/post_label_source.gif

Phys Org | Email this | Comments